

## 1 Objectives

The purpose of this lab is to familiarize you with the characteristics of some simple TTL parts that implement basic digital logic functions and with the use of our lab instruments.

There are no previous core EE course requirements for this class, so it's perfectly okay if you've never used the lab instruments before and need help.

## 2 Transistor-transistor logic

Transistor-transistor logic (TTL) is a type of digital circuitry built using bipolar junction transistors (BJTs) and resistors. It's called transistor-transistor logic because both the logic function applied against the input and the amplification needed to drive the output are done with transistors, in contrast to earlier RTL and DTL technologies that used resistors or diodes to perform the logic function.

Figure 1 shows the TTL voltage levels for high and low states. Notice the standard provides a 0.4 V noise margin between the allowable input and output values.




Figure 1. TTL voltage levels.

The most popular family of TTL components is the SN7400 series of small-scale integration (SSI) parts introduced by Texas Instruments in 1964, starting with the SN7400 quad 2-input NAND, originally in a metal package for the military, and in 1966, in a plastic DIP for commercial customers. There are now over 600 different parts in the SN7400 series and several variations on the internal circuitry offering a choice of speed and power trade-offs.

---

\* This lab was written by Nicole Hamilton.

TTL was especially popular in the 1970s and 1980s for prototyping and debugging designs intended for fabrication as integrated circuits. By using hundreds or even thousands of 7400 parts on big wire-wrap boards, a node-for-node model of a proposed chip could be built that would run at full speed, important in debugging something that had to respond to realtime input, and allow the designer to put a logic probe on a TTL pin to examine a signal that would be buried inside the final chip.

Today, simulation software and field programmable gate arrays (FPGAs) have replaced TTL SSI for prototyping but the parts remain popular for boardboarding and as system "glue", parts there on a board simply to connect the main components together.

### 2.1.1 TTL inverter

As shown in figure 2, a TTL inverter is composed of three stages. The first stage, Q1, is a one transistor non-inverting common base amplifier.

If the voltage across the base-emitter (b-e) junction of a transistor is greater than about 0.7 V, the transistor will turn on, it will begin conducting current from the collector to the emitter and the voltage across the collector and emitter will fall to a minimum at *saturation* of about 0.2 V.

If the input at the emitter of Q1 is high, Q1 will be off and the output at its collector will be high. If the input is low, the transistor will be on and the output will be low.

The second stage, Q2, is a common emitter amplifier that provides both inverting amplification at its collector and non-inverting amplification at its emitter. If the input at the base is high, the output at the collector is low.

The third stage, Q3 and Q4, is a push-pull amplifier that provides output power. If the input




Figure 2. An SN7404 Inverter.  
Source: Texas Instruments datasheet.




Figure 3. An SN7400 NAND.  
Source: Texas Instruments datasheet.




Figure 4. Cross-section of an NPN BJT with multiple emitters.

at the base of Q3 is high, Q3 turns on and the output at Y will be high.

We can state the rule as follows: If the input is high, the output will be low. If the input is low, the output will be high.

### 2.1.2 TTL NAND

A TTL NAND, shown in figure 3, uses an input transistor with multiple emitters, as shown cross-sectionally in figure 4, allowing it to be controlled by multiple inputs.

If either input A or B is pulled to 0 (ground), there will be a voltage across that base-emitter (b-e) junction, causing Q1 to turn on, Q2 to turn on, and the output, Y, to go low.

We can state the rule as follows: If either input is low, the output will be high. If both inputs are high, the output will be low. This is called a NAND (not AND) function.

## 3 Parts

Here are the parts you'll examine. Notice that all the parts require VCC = 5V on pin 14 and ground on pin 7 or they will not do anything.




Figure 4. 7404 Hex inverter.




Figure 5. 7400 Quad 2-input NAND gate.




Figure 6. 7402 Quad 2-input NOR gate.




Figure 7. 7486 Quad 2-input XOR gate.

## 4 Boolean functions

### 4.1 7400 NAND gate

Build the circuit in figure 8 with red LEDs and 470  $\Omega$  resistors. Remember to connect 5V power and ground to pins 14 and 7.

The longer lead on the LED is the positive anode (the triangle). The shorter lead or the one next to the flat area if there is one is the negative cathode (the bar).

Construct a truth table shown in figure 9 for the NAND gate by trying all 4 possibilities of the inputs A and B tied high to 5 V = 1 or low to ground = 0 and observing the LEDs.




Figure 8. Testing NAND gate Boolean functions.

### 4.2 7402 NOR gate

Rewire your circuit with a 7402 NOR gate in place of the NAND and construct a truth table for this function by varying the inputs and observing the LEDs.

### 4.3 7486 XOR gate

Rewire your circuit with a 7486 XOR gate in place of the NOR and construct a truth table for this function by varying the inputs and observing the LEDs.

A	B	C
0	0	
0	1	?
1	0	
1	1	

Figure 9. A truth table.

### 4.4 Analysis

1. Design a NOR function using one NAND gate and three inverters.
2. Design an XOR function using no more than three NAND gates and two inverters.
3. If a square wave is fed into one input to an XOR gate and the other input is tied high, will the output be the same as the input square wave or will it be inverted? What if the other input is tied low?

## 5 Device characterization

In this part of the lab, you'll discover the electrical characteristics of a real, as opposed to an ideal inverter. You'll measure the following.

1. Output voltages for various inputs.
2. The input voltage level at which the inverter switches.
3. How many nanoseconds it takes for a change on the input to cause a change in the output.
4. How many nanoseconds it takes for the output to change from low to high and high to low.

### 5.1 TTL logic levels

Construct a table of measurements of  $V_{out}$  for a 7404 inverter with the input tied high, left floating and tied low as shown in figure 10.




Figure 10. Measuring  $V_{out}$  with the input tied high, left floating (not connected) or tied low to ground (0 V).

### 5.2 Switching thresholds

Using the function generator to drive the inverter as in figure 11, set  $V_{in} = 5.0 V_{pp} + 2.5 V$  offset 1 KHz triangle wave and check your setting on the oscilloscope.

Capture a screenshot similar of  $V_{in}$  and  $V_{out}$  with cursors positioned to measure  $V_{in}$  at the points where  $V_{out}$  begins to change and on-screen measurements  $V_{in}$  peak-to-peak and  $V_{out}$  min and max.




Figure 11. Measuring switching thresholds and transient response under no-load conditions.

### 5.3 Analysis

1. Compare your measured values for high and low output levels with the input switching threshold measured with the ramp. How much margin did you find between the high and low output levels and input threshold switching level? How did it compare to the TTL voltage standard?

- When driven by a triangle, was the output a symmetric square wave with a 50% duty cycle? Why or why not?

#### 5.4 Transient response

Using the function generator to drive the inverter, again as in figure 11, set  $V_{in} = 5.0 V_{pp} + 2.5 V$  offset 1 MHz square wave and check your setting on the oscilloscope.

Capture screenshots on the oscilloscope of  $V_{in}$  on channel 1 and  $V_{out}$  on channel 2 with appropriate cursors and on-screen measurements of the following characteristics as shown in figures 12 and 13.

- $t_{PLH}$ , the propagation time from the 50% point on the input to the 50% point on the output for a low-to-high output transition.
- $t_{PHL}$ , the propagation time from the 50% point on the input to the 50% point on the output for a high-to-low output transition.
- $t_{RISE}$ , the time for the output to go from 10% to 90% rising.
- $t_{FALL}$ , the time for the output to go from 90% to 10% falling.




Figure 12.  $t_{PHL}$  and  $t_{PLH}$  are measured from input to output.




Figure 13.  $t_{FALL}$  and  $t_{RISE}$  are measured on the output only.

#### 5.5 Analysis

- Is a TTL device equally fast switching from high-to-low and low-to-high?

## 6 Active low versus active high

Build the two circuits shown in figure 14 side-by-side using two NAND gates and two 470  $\Omega$  resistors. Both LEDs should light up. Record the measured values of your resistors, the power supply voltage and the voltages at A and B.

The circuit on the left is called active high because the LED turns on (activates) when the output from the NAND is high = 1. The one on the right is called active low because the LED turns on when the output is low = 0.




Figure 14. Active high on the left, active low on the right.

### 6.1 Analysis

1. Is the LED brighter in the active low or the active high circuit?
2. Calculate the voltage across each resistor,  $V_{R1} = V_A$  and  $V_{R2} = 5.0 - V_B$ . Using Ohm's Law,  $I = V / R$ , calculate the current through each resistor and thus, through each the diode when it's on in the active high and active low configurations.

## 7 Ring oscillator

### 7.1 Circuit

Build the circuit in figure 15 using five inverters. Notice that it does not have any input, only an output.




Figure 15. A ring oscillator.

### 7.2 Measurements

Capture screenshots of the output with on-screen measurements of frequency and peak-to-peak voltage.

### 7.3 Analysis

1. Explain how this circuit works.
2. What is the relationship between the output frequency and the rise and fall times you measured for an inverter?

## 8 Latch

Build the circuit in figure 16 using two NAND gates, two 10K resistors, two LEDs and two 470  $\Omega$  resistors. Alternate briefly shorting the S\* input to ground, then briefly shorting the R\* input to ground. Repeat this several times until you discover what this circuit does.

### 8.1 Analysis

1. What does the latch do and how does it work?
2. What do the S\* and R\* inputs do?

## 9 Hazards

Build the circuit in figure 17.

### 9.1 Measurement

Set  $V_{in} = 5.0 \text{ Vpp} + 2.5 \text{ V offset}$  1 MHz square wave.

Capture screenshots of  $V_{in}$  and  $V_{out}$  with suitable cursors and on-screen measurements showing how the circuit behaves when  $V_{in}$  transitions low-to-high and high-to-low.

### 9.2 Analysis

1. What is the expected output for  $V_{in}$  high?  
For  $V_{in}$  low? When  $V_{in}$  changes from 1 to 0 or from 0 to 1, should  $V_{out}$  change?
2. What do you observe? (If you don't observe a brief glitch in  $V_{out}$ , replace the one inverter with 3 in series to get a longer delay.)
3. Explain what you observed.
4. Why do you think this is called a hazard?




Figure 16. Latch.




Figure 17. A circuit with a hazard.