

BEE 271 Spring 2017

How to use the SignalTap II logic analyzer

Nicole Hamilton

SignalTap II is the builtin Quartus logic analyzer for debugging clocked sequential circuits running on the FPGA. It's comprised of a user interface running on the PC for setting it up and viewing captured data plus the logic analyzer itself, which is compiled onto the FPGA along with your design. The logic analyzer captures data on every positive edge of the clock and then, when a trigger condition is met, transfers it to the PC for display.

The example used here is the simple a 32-bit counter included in `Simulation.zip`, posted to the files area in Canvas. Download and unzip it and open the `SimpleCounter.qpf` file.

```
module CounterA(
    input clock, reset,
    input [ 31:0 ] resetValue,
    output reg [ 31:0 ] count = 0 );

    // Synchronous reset (synchronized to the clock)
    always @( posedge clock )
        count <= reset ? resetValue : count + 1;

endmodule
```

In this simple wrapper for the DE1-SoC board, the high-order 10 bits of the counter are tied to the LEDs, the reset value is tied to the switches and the reset button to `KEY[3]`.

```
module SimpleCounter(
    input CLOCK_50,
    input [ 3:0 ] KEY,
    output [ 9:0 ] LEDR,
    input [ 9:0 ] SW );


    wire reset = ~KEY[ 3 ];
    wire [ 31:0 ] count;

    assign LEDR = count[ 31:22 ];
    CounterA c ( CLOCK_50, reset, { SW, 22'b0 }, count );


endmodule
```

To add SignalTap II to the project, you must first compile it in Quartus or at least run Analysis & Synthesis. (You can do just that single step by double-clicking the blue triangle.)

You must also plug in and power up a DE1-SoC board.




Then, from the Quartus main menu bar, select Tools → SignalTap II Logic Analyzer to start SignalTap.




This will bring up the SignalTap II logic analyzer screen.


If you see this, "No device is selected", it's because you haven't yet plugged in and powered up a DE1-SoC board. Close the SignalTap window, plug in and power up the DE1-SoC and then restart SignalTap.




This is what you should see.



Double clicking to add nodes opens the Node Finder. Filter on "SignalTap II: pre-synthesis" nodes (i.e., the names used in your source, before optimization by the compiler), then click List. You should see something like this.



Expanding the CounterA and the KEY nodes, Ctrl-left-click to select reset, count, resetValue, KEY[3] and SW, then press > to copy them to right hand panel.



You should see this result. Press Insert, then Close.

Node Finder

Named: *

Options

Filter: SignalTap II: pre-synthesis

Look in: [SimpleCounter]

Include subtentities Hierarchy view

Matching Nodes:


Name	Assignment
SimpleCounter	
in CLOCK_50	PIN_AF14
CounterA:c	
clock	Unassigned
count[0]~reg0	Unassigned
count[1]~reg0	Unassigned
count[2]~reg0	Unassigned
count[3]~reg0	Unassigned
count[4]~reg0	Unassigned
count[5]~reg0	Unassigned
count[6]~reg0	Unassigned
count[7]~reg0	Unassigned
count[8]~reg0	Unassigned
count[9]~reg0	Unassigned
count[10]~reg0	Unassigned
count[11]~reg0	Unassigned
count[12]~reg0	Unassigned
count[13]~reg0	Unassigned
count[14]~reg0	Unassigned
count[15]~reg0	Unassigned
count[16]~reg0	Unassigned
count[17]~reg0	Unassigned
count[18]~reg0	Unassigned
count[19]~reg0	Unassigned
count[20]~reg0	Unassigned
count[21]~reg0	Unassigned
count[22]~reg0	Unassigned
count[23]~reg0	Unassigned
count[24]~reg0	Unassigned
count[25]~reg0	Unassigned
count[26]~reg0	Unassigned
count[27]~reg0	Unassigned
count[28]~reg0	Unassigned
count[29]~reg0	Unassigned
count[30]~reg0	Unassigned
count[31]~reg0	Unassigned
reset	Unassigned
count	Unassigned
resetValue	Unassigned
KEY	Unassigned
in KEY[0]	PIN_AA14
in KEY[1]	PIN_AA15
in KEY[2]	PIN_W15
in KEY[3]	PIN_Y16
LEDR	Unassigned
SW	Unassigned

Nodes Found:


Name	Assignments
CounterA:c reset	Unassigned
CounterA:c count	Unassigned
CounterA:c resetValue	Unassigned
KEY[3]	PIN_Y16
SW	Unassigned

Insert Close


The SignalTap II window should now look like this. Click "..."/>




In Node Finder, select CLOCK_50. Signals will be sampled on the rising edge of this clock.




In the SignalTap II window, right-click and select "Falling Edge" as the trigger condition.



Your result should look like this.




File → Save as "SimpleCounter.stp".



Yes, you do want to add this to your project.




Press the Compile button. This will trigger a complete recompile in Quartus.




If you get this error complaining about compiling with SignalTap in your project, you will need to enable TalkBack in Quartus.

❌ 265013 Can't open SignalTap II Logic Analyzer. Verify that the license file exists and is stored in the correct location. If you are using the Quartus Prime Lite Edition software, you must turn on the TalkBack feature to use the SignalTap II Logic Analyzer.


This is buried in Tools → Options → Internet Connectivity from the Quartus main menu bar. Click "TalkBack Options...".



Enable TalkBack, click OK twice to get back to Quartus, then retry the compile.



After the compile successfully finishes in Quartus, program the DE1-SoC.



Close and then re-open SignalTap II and click the continuous button.

The screenshot shows the SignalTap II Logic Analyzer interface. The Instance Manager panel at the top displays the instance 'auto_signaltap_0' with a status of 'Not running' and a 'Ready to acquire' button. A red box highlights the 'Ready to acquire' button. The Signal Configuration panel shows the clock set to 'CLOCK_50' and the data sample depth set to 128. The Hierarchy Display panel shows the project structure with 'SimpleCounter' and 'CounterA.c' selected. The Data Log panel shows the instance 'auto_signaltap_0'.

Type	Alias	Name	Data Enable	Trigger Enable	Trigger Conditions
		CounterA.c reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		CounterA.c count[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
		CounterA.c resetValue[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
		KEY[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		SW[9..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXh

It will then switch to acquisition mode.

The screenshot shows the SignalTap II Logic Analyzer interface. At the top, the title bar reads "SignalTap II Logic Analyzer - C:/Users/Nicole/Desktop/Simulations/SimpleCounter.Thursday/SimpleCounter - SimpleCounter - [SimpleCou...". The menu bar includes "File", "Edit", "View", "Project", "Processing", "Tools", "Window", and "Help". A search bar for "altera.com" is on the right.

The "Instance Manager" pane shows an instance named "auto_signaltap_0" with a status of "Waiting for tr..." and "Acquisition in progress". It lists 1275 LEs, 9728 Memory, 0/0 Small blocks, and 2/2 Medium blocks.

The "JTAG Chain Configuration" pane shows "JTAG ready" and hardware details: "DE-SoC [USB-1]" and "@2: 5CSE(BA5)MA5)5CSTFD5".

The main area features a table of nodes for acquisition:


Type	Alias	Name	Data Enable	Trigger Enable	Trigger Conditions
		CounterA.c reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		CounterA.c count[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
		CounterA.c resetValue[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
		KEY[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		SW[9..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXh

Below the table are "Data" and "Setup" tabs. The "Signal Configuration" pane on the right shows "Clock: CLOCK_50", "Sample depth: 128", and "RAM type: Auto".

The "Hierarchy Display" pane shows a tree structure: "SimpleCounter" containing "CounterA.c". The "Data Log" pane shows "auto_signaltap_0".

The bottom status bar shows "0%" and "00:00:00".

Each time the reset key is pressed, the captured data is displayed. (The hex 3F3 is what happened to be entered on the switches when I pressed reset.)



Zooming in:

Name	-1	0	1	2	3	4
CounterA:c/reset	[Signal transition]					
CounterA:c/count[31..0]		FCC0000h	FCC00001h	FCC00002h	FCC00003h	FCC00004h
CounterA:c/resetValue[31..0]					FCC00000h	
KEY[3]						
SW[9..0]						3F3h

On the falling edge of reset, as you release the button, it starts counting from the value entered via the switches.

To end the session, press Esc. Occasionally, I find that SignalTap hangs and will not exit. Unplugging the DE1-SoC will get it unstuck.